Generate syntax tree for VHDL

Parses the provided VHDL source code to generate an abstract syntax tree (AST) representation in JSON